04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 19 DMA CONTROLLER<br />

Figure 19-8. Example of Setting for CSI Consecutive Transmission<br />

Start<br />

DEN0 = 1<br />

DSA0 = 10H/12H<br />

DRA0 = FB00H<br />

DBC0 = 0100H<br />

DMC0 = 4CH/4DH<br />

Setting for CSI transfer<br />

DST0 = 1<br />

STG0 = 1<br />

User program<br />

processing<br />

Occurrence of<br />

INTDMA0<br />

DMA is started.<br />

INTCSI00/01 ccurs.<br />

DST0 = 0 Note<br />

DEN0 = 0<br />

RETI<br />

End<br />

DMA0 transfer<br />

CSI<br />

transmission<br />

<strong>Hardware</strong> operation<br />

Note. The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.<br />

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for<br />

occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details,<br />

refer to 19.5.5 Forced termination by software).<br />

The fist trigger for consecutive transmission is not started by the interrupt of CSI. In this example, it start by a software<br />

trigger.<br />

CSI transmission of the second time and onward is automatically executed.<br />

A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.<br />

R01UH0317EJ0004 Rev. 0.04 1039<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!