04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

R01UH0317EJ0004 Rev. 0.04 1285<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

1 1 1 1 F0116<br />

SPS0 (Serial clock select register 0) - - E - - - - - - - -<br />

SPS0L - E - - - - - - - - -<br />

1 1 1 1 F0118 SO0 (Serial output register 0) - - E - - - - - - - -<br />

1 1 1 1 F011A<br />

1 1 1 1 F0120<br />

1 1 1 1 F0128<br />

1 1 1 1 F0129<br />

1 1 1 1 F0130<br />

1 1 1 1 F0132<br />

1 1 1 1 F0134<br />

1 1 1 1 F0136<br />

SOE0 (Serial output enabel register 0) - - E - - - - - - - -<br />

SOE0L E E - R R R R R R E E<br />

SOE0_1 SOE0_0 - - - - - - E E<br />

SOL0 (Serial output level register 0) - - E - - - - - - - -<br />

SOL0L - E - - - - - - - - -<br />

PLLSTS (PLL status register) R R - R R R R R R R R<br />

LOCK SELPLLS R - - - R - - -<br />

PLLCTL (PLL control register) E E - E E R E R E R E<br />

LCKSEL1 LCKSEL0 PLLDIV0 SELPLL PLLON E E - E - E - E<br />

SSR10 (Serial status register 10) - - R - - - - - - - -<br />

SSR10L - R - - - - - - - - -<br />

SSR11 (Serial status register 11) - - R - - - - - - - -<br />

SSR11L - R - - - - - - - - -<br />

SIR10 (Serial flag clear trigger register 10) - - E - - - - - - - -<br />

SIR10L - E - - - - - - - - -<br />

SIR11 (Serial flag clear trigger register 11) - - E - - - - - - - -<br />

SIR11L - E - - - - - - - - -<br />

1 1 1 1 F0138 SMR10 (Serial mode register 10) - - E - - - - - - - -<br />

1 1 1 1 F013A SMR11 (Serial mode register 11) - - E - - - - - - - -<br />

1 1 1 1 F013C SCR10 (Serial communication operation setting register 10) - - E - - - - - - - -<br />

1 1 1 1 F013E SCR11 (Serial communication operation setting register 11) - - E - - - - - - - -<br />

1 1 1 1 F0140<br />

SE1 (Serial channel enable status register 1) - - R - - - - - - - -<br />

SE1L R R - R R R R R R R R<br />

SE1_1 SE1_0 - - - - - - R R<br />

1285<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!