04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

R01UH0317EJ0004 Rev. 0.04 1320<br />

Feb. 22, 2013<br />

Necessary WAIT I/O register(SFR) name R/W Bit R/W<br />

Address<br />

READ(MIN.) READ(MAX.) WRITE(MIN.) WRITE(MAX.)<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 8 16 7 6 5 4 3 2 1 0<br />

- - - - FFF41<br />

- - - - FFF42<br />

- - - - FFF48<br />

- - - - FFF4A<br />

- - - - FFF4C<br />

- - - - FFF4E<br />

LCDM (LCD display mode register) E E - E E R R R E R E<br />

LCDON SCOC LCDM_2 LCDM_0 E E - - - E - E<br />

LCDC0 (LCD clock control register) E E - R E E E R E E E<br />

LCDC0_6 LCDC0_5 LCDC0_4 LCDC0_2 LCDC0_1 LCDC0_0 - E E E - E E E<br />

UF0TX (LIN-UART0 transmit data register) - - E - - - - - - - -<br />

UF0TXB (LIN-UART0 8-bit transmit data register) - E - - - - - - - - -<br />

UF0RX (LIN-UART0 receive data register) - - E - - - - - - - -<br />

UF0RXB (LIN-UART0 receive data register) - E - - - - - - - - -<br />

UF1TX (LIN-UART1 transmit data register) - - E - - - - - - - -<br />

UF1TXB (LIN-UART1 8-bit transmit data register) - E - - - - - - - - -<br />

UF1RX (LIN-UART1 receive data register) - - E - - - - - - - -<br />

UF1RXB (LIN-UART1 receive data register) - E - - - - - - - - -<br />

- - - - FFF50 ITMC (Interval timer control register) - - E - - - - - - - -<br />

- - - - FFF52 SEC (Second count register) - E - - - - - - - - -<br />

- - - - FFF53 MIN (Minute count register) - E - - - - - - - - -<br />

- - - - FFF54 HOUR (Hour count register) - E - - - - - - - - -<br />

- - - - FFF55 WEEK (Week count register) - E - - - - - - - - -<br />

- - - - FFF56 DAY (Day count register) - E - - - - - - - - -<br />

- - - - FFF57 MONTH (Month count register) - E - - - - - - - - -<br />

- - - - FFF58 YEAR (Year count register) - E - - - - - - - - -<br />

- - - - FFF59 SUBCUD (Watch error correction register) - E - - - - - - - - -<br />

- - - - FFF5A ALARMWM (Alarm minute register) - E - - - - - - - - -<br />

- - - - FFF5B ALARMWH (Alarm hour register) - E - - - - - - - - -<br />

- - - - FFF5C ALARMWW (Alarm day register) - E - - - - - - - - -<br />

- - - - FFF5D<br />

- - - - FFF5E<br />

RTCC0 (Real time counter control register 0) E E - E R E R E E E E<br />

RTCE RCLOE1 AMPM CT2 CT1 CT0 E - E - E E E E<br />

RTCC1 (Real time counter control register 1) E E - E E R E E R R E<br />

WALE WALIE WAFG RIFG RWST RWAIT E E - E E - R E<br />

- - - - FFF64 TDR02 (Timer data register 02) - - E - - - - - - - -<br />

- - - - FFF66 TDR03 (Timer data register 03) - - E - - - - - - - -<br />

- - - - FFF68 TDR04 (Timer data register 04) - - E - - - - - - - -<br />

1320<br />

<strong>RL78</strong>/<strong>D1A</strong> APPENDIX A NUMBER OF WAIT CYCLES TO ACCESS I/O REGISTERS<br />

Specifications in this document are tentative and subject to change.<br />

Under development Preliminary document

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!