04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 3 CPU ARCHITECTURE<br />

3.4.7 Based addressing<br />

[Function]<br />

Based addressing uses the contents of a register pair specified with the instruction word as a base address, and 8bit<br />

immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target<br />

address.<br />

[Operand format]<br />

Identifier Description<br />

[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)<br />

word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)<br />

word[BC] (only the space from F0000H to FFFFFH is specifiable)<br />

ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)<br />

ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)<br />

ES:word[BC] (higher 4-bit addresses are specified by the ES register)<br />

OP code<br />

byte<br />

Figure 3-34. Example of [SP+byte]<br />

SP<br />

Target memory<br />

Memory<br />

FFFFFH<br />

F0000H<br />

R01UH0317EJ0004 Rev. 0.04 139<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!