04.03.2013 Views

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

RL78/D1A User's Manual: Hardware - Renesas

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Under development<br />

Preliminary document<br />

Specifications in this document are tentative and subject to change.<br />

<strong>RL78</strong>/<strong>D1A</strong> CHAPTER 7 REAL-TIME CLOCK<br />

(3) Watch error correction register (SUBCUDW)<br />

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value that<br />

overflows from the sub-count register to the second count register (SEC) (reference value: 7FFFH).<br />

The SUBCUDW register can be set by an 16-bit memory manipulation instruction.<br />

Reset signal generation clears this register to 0000H.<br />

Address: FFF34H After reset: 0000H R/W<br />

Figure 7-4. Format of Watch Error Correction Register (SUBCUD)<br />

Symbol 15 14 13 12 11 10 9 8<br />

SUBCUDW DEV 0 0 F12 F11 F10 F9 F8<br />

7 6 5 4 3 2 1 0<br />

F7 F6 F5 F4 F3 F2 F1 F0<br />

DEV Setting of watch error correction timing<br />

0 Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds).<br />

1 Corrects watch error only when the second digits are at 00 (every 60 seconds).<br />

Writing to the SUBCUD register at the following timing is prohibited.<br />

When DEV = 0 is set: For a period of SEC = 00H, 20H, 40H<br />

When DEV = 1 is set: For a period of SEC = 00H<br />

F12 Setting of watch error correction value<br />

0 Increases by {(F11, F10, F9, F8, F7, F6, F5, F4, F3, F2, F1, F0) – 1} 2.<br />

1 Decreases by {(/F11, /F10, /F9, /F8, /F7, /F6, /F5, /F4, /F3, /F2, /F1, /F0) + 1} 2.<br />

When (F12, F11, F10, F9, F8, F7, F6, F5, F4, F3, F2, F1, F0) = (*, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, *), the watch error is<br />

not corrected. * is 0 or 1.<br />

/F11 to /F0 are the inverted values of the corresponding bits (000000000011 when 111111111100).<br />

Range of correction value: (when F12 = 0) 2, 4, 6, 8, … , 8186, 8188, 8190<br />

(when F12 = 1) –2, –4, –6, –8, … , -8186, -8188, -8190<br />

The range of value that can be corrected by using the watch error correction register (SUBCUDW) is shown below.<br />

Correctable range -189.2 ppm to 189.2 ppm<br />

-12496.9 ppm to 12496.9 ppm<br />

DEV = 0 (correction every 20 seconds) DEV = 1 (correction every 60 seconds)<br />

Maximum excludes<br />

quantization error<br />

1.53 ppm 0.51 ppm<br />

Minimum resolution 3.05 ppm 1.02 ppm<br />

-63.1 ppm to 63.1 ppm<br />

-4165.6 ppm to 4165.6 ppm<br />

Remark If a correctable range is -4165.6 ppm or lower and 4165.6 ppm or higher, set 0 to DEV.<br />

R01UH0317EJ0004 Rev. 0.04 461<br />

Feb. 22, 2013

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!