ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

B3.5.1 The effect of the Security Extensions on the cache operations
Virtual Memory System Architecture (VMSA)
When the Security Extensions are implemented and each security state has its own physical address space,
Table B3-3 shows the effect of the security state on the cache operations.
Cache operation
Instruction cache operations
Security
state
Invalidate All Non-
secure
Table B3-3 Effect of the security state on the cache operations
Targeted entry
Invalidate All Secure All instruction cache lines
Invalidate by MVA Either Base Architecture:
Data or unified cache operations
Invalidate, Clean, Clean
and Invalidate by set/way
Invalidate, Clean, Clean
and Invalidate by set/way
Invalidate, Clean, Clean
and Invalidate by MVA
Non-
secure
All instruction cache lines that contain entries that can be accessed
from the Non-secure security state
All Lines that match the specified MVA and the current ASID and
come from the same virtual address space as the current security
state
IVIPT extension: a
All Lines that match the specified MVA and the current ASID and
come from the same physical address space as described in the
translation tables
Line specified by set/way provided that the entry comes from the
Non-secure physical address space
Secure Line specified by set/way regardless of the physical address space that
the entry has come from
Either All Lines that match the specified MVA and the current ASID and
come from the same physical address space, as described in the
translation tables
a. For more information about the IVIPT extension see Requirements for instruction caches on page B3-23.
For locked entries and entries that might be locked, the behavior of cache maintenance operations described
in The interaction of cache lockdown with cache maintenance on page B2-18 applies. This behavior is not
affected by the Security Extensions.
With an implementation that generates aborts if entries are locked or might be locked in the cache, if the use
of lockdown aborts is enabled then these aborts can occur on any cache maintenance operation regardless
of the Security Extensions.
ARM DDI 0406B Copyright © 1996-1998, 2000, 2004-2008 ARM Limited. All rights reserved. B3-27