ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

IVA mismatch with an address range mask, described as an excluded range IVA breakpoint
Note
Support for address range masks on breakpoints is IMPLEMENTATION DEFINED.
Debug Events
For all types of IVA breakpoint, if the conditions in the DBGBCR are met, and the instruction is committed
for execution, the BRP generates a Breakpoint debug event if the required DBGBVR comparison, taking
account of the byte address selection and any address range masking, hits for the first unit of the instruction.
Table C3-2 shows the conditions for Breakpoint debug event generation by an instruction that comprises
more than one unit of memory, assuming that the conditions in the DBGBCR are met and that the instruction
is committed for execution.
Table C3-2 Breakpoint debug event generation for instructions of more than one unit of memory
DBGBVR comparison result a :
First unit b Any subsequent unit b
IVA breakpoint type
Hit - Any Yes
Effect of instruction length in v6 Debug and v6.1 Debug
Breakpoint debug
event generated?
Miss Hit Regular, included range, or excluded range UNPREDICTABLE
Step-off No
Miss Miss Any No
a. Taking account of the byte address selection and any address range masking.
b. Of the instruction whose IVA is being compared.
If the conditions in the DBGBCR are met, and the instruction is committed for execution, the BRP generates
a Breakpoint debug event if the required DBGBVR comparison, taking account of the byte address
selection, hits for the first unit of the instruction.
In v6 Debug and v6.1 Debug, it is IMPLEMENTATION DEFINED whether an IVA comparison on an instruction
memory unit other than the first unit, following a breakpoint miss on the first unit of the instruction, can
cause a Breakpoint debug event.
For Java bytecodes, v6 Debug and v6.1 Debug specify that a BRP comparison on an operand does not
generate a Breakpoint debug event. A Breakpoint debug is generated only if the BRP hits on the opcode.
For Java bytecodes the instruction memory unit is a byte, and the opcode is always the first byte of the
instruction.
ARM DDI 0406B Copyright © 1996-1998, 2000, 2004-2008 ARM Limited. All rights reserved. C3-11