05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

BadMode() Test whether mode number is valid Pseudocode details of mode<br />

operations on page B1-8<br />

BadReg() Test for register number 13 or 15 BadReg() on page AppxI-22<br />

BigEndian() Returns TRUE if big-endian memory<br />

accesses selected<br />

Pseudocode Index<br />

ENDIANSTATE on page A2-19<br />

BigEndianReverse() Endian-reverse the bytes of a bitstring Reverse endianness on page B2-34<br />

BitCount() Count number of ones in a bitstring Bitstring count on page AppxI-13<br />

BKPTInstrDebugEvent() Generate a debug event for a BKPT<br />

instruction<br />

Debug events on page C3-27<br />

BranchTo() Continue execution at specified address Pseudocode details of <strong>ARM</strong> core<br />

register operations on page B1-12<br />

BranchWritePC() Write value to PC, without interworking Pseudocode details of operations on<br />

<strong>ARM</strong> core registers on page A2-12<br />

BreakpointDebugEvent() Generate a debug event for a breakpoint Debug events on page C3-27<br />

BRPLinkMatch() Check whether an access matches a<br />

linked Breakpoint Register Pair<br />

BRPMatch() Check whether an instruction unit access<br />

matches a Breakpoint Register Pair<br />

Breakpoints <strong>and</strong> Vector Catches on<br />

page C3-28<br />

BXWritePC() Write value to PC, with interworking Pseudocode details of operations on<br />

<strong>ARM</strong> core registers on page A2-12<br />

CallSupervisor() Generate exception for SVC instruction CallSupervisor() on page AppxI-22<br />

CheckAdvSIMDEnabled() Undefined Instruction exception if the<br />

Advanced SIMD extension is not enabled<br />

CheckAdvSIMDOrVFPEnabled() Undefined Instruction exception if the<br />

specified one of the Advanced SIMD <strong>and</strong><br />

VFP extensions is not enabled<br />

Pseudocode details of enabling the<br />

Advanced SIMD <strong>and</strong> VFP extensions<br />

on page B1-65<br />

Pseudocode details of enabling the<br />

Advanced SIMD <strong>and</strong> VFP extensions<br />

on page B1-65<br />

CheckDomain() VMSA check for Domain fault Domain checking on page B3-157<br />

CheckPermissions() Memory system check of access<br />

permissions<br />

Table J-2 Pseudocode functions <strong>and</strong> procedures (continued)<br />

Function Meaning See<br />

Access permission checking on<br />

page B2-37<br />

<strong>ARM</strong> DDI 0406B Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. AppxJ-7

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!