05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Debug Registers <strong>Reference</strong><br />

BRP<br />

type<br />

bits a<br />

Summary of breakpoint generation options<br />

Table C10-12 shows which values are compared <strong>and</strong> which are not for each type of BRP. Table entries in<br />

bold typewriter indicate an element of the comparison that is made. Reading across the Comparison<br />

columns for a row of the table gives the comparison to be made. For example, for the Linked IVA mismatch<br />

(0b001), the comparison is:<br />

Not (Equals[IVA] AND Set[Byte lanes]) AND Match[State] AND Link[Linked Breakpoint]<br />

Breakpoint generation is described by the BRPMatch() pseudocode function, see Breakpoints <strong>and</strong> Vector<br />

Catches on page C3-28.<br />

Description<br />

Table C10-12 DBGBVR meaning bits summary<br />

Comparison<br />

IVA b Byte lanes c Context ID d State e Linked<br />

000 IVA match Equals AND Set AND Match<br />

001 Linked IVA match f Equals AND Set AND Match AND Link<br />

010 Context ID g, h Equals AND Match<br />

011 Linked Context ID g, i Equals AND Link<br />

100 IVA mismatch h Not (Equals AND Set) AND Match<br />

101 Linked IVA mismatch f, h Not (Equals AND Set) AND Match AND Link<br />

11x Reserved - - - - -<br />

a. The DBGBVR meaning field, DBGBCR[22:20].<br />

b. Matching IVA[31:2] against DBGBVR[31:2]. If the breakpoint Address range mask bits [28:24] are set to a value other<br />

than 0b00000, a masked comparison is used. See Breakpoint address range masking behavior, v7 Debug on page C3-9.<br />

c. IVA byte lanes. DBGBCR[8:5] indicate the byte lanes to be compared, see Byte address selection behavior on IVA<br />

match or mismatch on page C10-55.<br />

d. Matching CONTEXTIDR[31:0] against DBGBVR[31:0].<br />

e. Processor state comparison made, according to value of DBGBCR[15:14, 2:1], see Breakpoint Control Registers<br />

(DBGBCR) on page C10-49.<br />

f. The Context ID is compared against the value of the linked breakpoint <strong>and</strong> a breakpoint event is only generated when<br />

both conditions match. If the linked breakpoint is not capable of Context ID comparison, or is not configured for Linked<br />

Context ID match, the generation of Breakpoint debug events is UNPREDICTABLE.<br />

g. DBGBCR[8:5] for this BRP must be programmed to 0b1111; otherwise the generation of Breakpoint debug events is<br />

UNPREDICTABLE.<br />

h. When Monitor debug-mode is selected, take care when programming DBGBCR[2:1], Privileged access control. See<br />

Unpredictable behavior on Software debug events on page C3-24 for more information.<br />

i. See Linked comparisons on page C10-59.<br />

C10-58 Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0406B

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!