05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Debug Registers <strong>Reference</strong><br />

Figure C10-2 shows the fields in the 64-bit Peripheral ID value, <strong>and</strong> includes the field values for fields that:<br />

have fixed values, including the bits that are reserved, RAZ<br />

have fixed values in a device that is designed by <strong>ARM</strong>.<br />

For more information about the fields <strong>and</strong> their values see Table C10-23.<br />

Conceptual 64-bit Peripheral ID<br />

DBGPID7 DBGPID6 DBGPID5 DBGPID4 DBGPID3 DBGPID2 DBGPID1 DBGPID0<br />

7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0<br />

00000000000000000000000000000100<br />

10111011<br />

63 56 55 48 47 40 39 36 35 32 31 28 27 24 23 20 19 18<br />

12 11<br />

0<br />

Reserved, RAZ 4KB RevAnd Revison JEP 106 Part number<br />

count<br />

ID code<br />

JEP 106<br />

continuation<br />

code<br />

Bits with no value shown are IMPLEMENTATION DEFINED<br />

Customer<br />

modified Uses JEP 106 ID code<br />

Some bit values shown are for a device designed by <strong>ARM</strong> Limited. See text for details.<br />

Table C10-23 shows the fields in the Peripheral ID.<br />

Figure C10-2 Peripheral ID fields, with values for a design by <strong>ARM</strong><br />

Table C10-23 Fields in the Debug Peripheral Identification Registers<br />

Name Size Description Register<br />

4KB count 4 bits Log2 of the number of 4KB blocks occupied by the device. In v7 Debug,<br />

the debug registers occupy a single 4KB block, so this field is always 0x0.<br />

JEP 106 code 4+7<br />

bits<br />

Identifies the designer of the device. This value consists of:<br />

a 4-bit continuation code, also described as the bank number<br />

a 7-bit identity code.<br />

For implementations designed by <strong>ARM</strong>, the continuation code is 0x4<br />

(bank 5), <strong>and</strong> the identity code is 0x3B.<br />

For more information, see JEP106, St<strong>and</strong>ard Manufacturers<br />

Identification Code.<br />

RevAnd 4 bits Manufacturing Revision Number. Indicates a late modification to the<br />

device, usually as a result of an Engineering Change Order.<br />

This field starts at 0x0 <strong>and</strong> is incremented by the integrated circuit<br />

manufacturer on metal fixes.<br />

Customer<br />

modified<br />

4 bits Indicates an endorsed modification to the device.<br />

If the system designer cannot modify the RTL supplied by the processor<br />

designer then this field is RAZ.<br />

DBGPID4<br />

DBGPID1,<br />

DBGPID2,<br />

DBGPID4<br />

DBGPID3<br />

DBGPID3<br />

C10-100 Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0406B

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!