05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

CP15<br />

register<br />

Virtual Memory System <strong>Architecture</strong> (VMSA)<br />

A Banked CP15 register can contain a mixture of:<br />

fields that are banked<br />

fields that are read-only in Non-secure privileged modes but read/write in the Secure state.<br />

The System Control Register SCTLR is an example of a register of that contains this mixture of fields.<br />

The Secure copies of the Banked CP15 registers are sometimes referred to as the Secure Banked CP15<br />

registers. The Non-secure copies of the Banked CP15 registers are sometimes referred to as the Non-secure<br />

Banked CP15 registers.<br />

Restricted access CP15 registers<br />

Table B3-15 Banked CP15 registers (continued)<br />

Banked register Permitted accessesa<br />

c13 FCSEIDR, FCSE PID Register d Read/write in privileged modes only<br />

CONTEXTIDR, Context ID Register Read/write in privileged modes only<br />

TPIDRURW, User Read/Write Thread ID Read/write in unprivileged <strong>and</strong> privileged<br />

modes<br />

TPIDRURO, User Read-only Thread ID Read-only in User mode<br />

Read/write in privileged modes<br />

TPIDRPRW, Privileged Only Thread ID Read/write in privileged modes only<br />

a. Any attempt to execute an access that is not permitted results in an Undefined Instruction exception.<br />

b. Some bits are common to the Secure <strong>and</strong> the Non-secure register, see c1, System Control Register (SCTLR) on<br />

page B3-96.<br />

c. Register is IMPLEMENTATION DEFINED.<br />

d. Banked only if the FCSE is implemented. The FCSE PID Register is RAZ/WI if the FCSE is not implemented.<br />

When the Security Extensions are implemented, some CP15 registers are present only in the Secure security<br />

state. These are called Restricted access registers, <strong>and</strong> their read/write access permissions are:<br />

Restricted access CP15 registers cannot be modified in Non-secure state.<br />

The NSACR can be read in Non-secure privileged modes, but not in Non-secure User mode. This<br />

enables software running in a Non-secure privileged mode to read the access permissions for CP15<br />

registers that have configurable access.<br />

Apart from the NSACR, Restricted access CP15 registers cannot be read in Non-secure state.<br />

Table B3-16 on page B3-74 shows the Restricted access CP15 registers when the Security Extensions are<br />

implemented:<br />

<strong>ARM</strong> DDI 0406B Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. B3-73

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!