05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Application Level Memory Model<br />

A3.7 Virtual <strong>and</strong> physical addressing<br />

<strong>ARM</strong>v7 provides three alternative architectural profiles, <strong>ARM</strong>v7-A, <strong>ARM</strong>v7-R <strong>and</strong> <strong>ARM</strong>v7-M. Each of the<br />

profiles specifies a different memory system. This manual describes two of these profiles:<br />

<strong>ARM</strong>v7-A profile<br />

The <strong>ARM</strong>v7-A memory system incorporates a Memory Management Unit (MMU),<br />

controlled by CP15 registers. The memory system supports virtual addressing, with the<br />

MMU performing virtual to physical address translation, in hardware, as part of program<br />

execution.<br />

<strong>ARM</strong>v7-R profile<br />

The <strong>ARM</strong>v7-R memory system incorporates a Memory Protection Unit (MPU), controlled<br />

by CP15 registers. The MPU does not support virtual addressing.<br />

At the application level, the difference between the <strong>ARM</strong>v7-A <strong>and</strong> <strong>ARM</strong>v7-R memory systems is<br />

transparent. Regardless of which profile is implemented, an application accesses the memory map described<br />

in Address space on page A3-2, <strong>and</strong> the implemented memory system makes the features described in this<br />

chapter available to the application.<br />

For a system-level description of the <strong>ARM</strong>v7-A <strong>and</strong> <strong>ARM</strong>v7-R memory models see:<br />

Chapter B2 Common Memory System <strong>Architecture</strong> Features<br />

Chapter B3 Virtual Memory System <strong>Architecture</strong> (VMSA)<br />

Chapter B4 Protected Memory System <strong>Architecture</strong> (PMSA).<br />

Note<br />

This manual does not describe the <strong>ARM</strong>v7-M profile. For details of this profile see:<br />

<strong>ARM</strong>v7-M <strong>Architecture</strong> Application Level <strong>Reference</strong> <strong>Manual</strong>, for an application-level description<br />

<strong>ARM</strong>v7-M <strong>Architecture</strong> <strong>Reference</strong> <strong>Manual</strong>, for a full description.<br />

A3-40 Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0406B

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!