05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Instruction Details<br />

A8.6.197 STRB (immediate, <strong>ARM</strong>)<br />

Store Register Byte (immediate) calculates an address from a base register value <strong>and</strong> an immediate offset,<br />

<strong>and</strong> stores a byte from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. For<br />

information about memory accesses see Memory accesses on page A8-13.<br />

Encoding A1 <strong>ARM</strong>v4*, <strong>ARM</strong>v5T*, <strong>ARM</strong>v6*, <strong>ARM</strong>v7<br />

STRB ,[{,#+/-}]<br />

STRB ,[],#+/-<br />

STRB ,[,#+/-]!<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

cond 0 1 0 P U 1 W 0 Rn Rt imm12<br />

if P == ‘0’ && W == ‘1’ then SEE STRBT;<br />

t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm12, 32);<br />

index = (P == ‘1’); add = (U == ‘1’); wback = (P == ‘0’) || (W == ‘1’);<br />

if t == 15 then UNPREDICTABLE;<br />

if wback && (n == 15 || n == t) then UNPREDICTABLE;<br />

A8-390 Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0406B

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!