05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Note<br />

Before <strong>ARM</strong>v7, the DFAR was called the Fault Address Register (FAR).<br />

If the Security Extensions are implemented, these registers are Banked registers.<br />

In <strong>ARM</strong>v6 variants other than <strong>ARM</strong>v6T2, the IFAR is optional.<br />

G.7.8 c5 <strong>and</strong> c6, PMSA memory system support<br />

The support in <strong>ARM</strong>v6 is the same as <strong>ARM</strong>v7 with the following exceptions:<br />

<strong>ARM</strong>v6 Differences<br />

The SCTLR.BR bit, bit [17], is not supported in <strong>ARM</strong>v6, see c1, System Control Register (SCTLR)<br />

on page B4-45.<br />

Bit 12 of the data <strong>and</strong> instruction fault status registers is not defined in <strong>ARM</strong>v6. See c5, Data Fault<br />

Status Register (DFSR) on page B4-55 <strong>and</strong> c5, Instruction Fault Status Register (IFSR) on<br />

page B4-56.<br />

The ADFSR <strong>and</strong> the AIFSR are not defined in <strong>ARM</strong>v6. See c5, Auxiliary Data <strong>and</strong> Instruction Fault<br />

Status Registers (ADFSR <strong>and</strong> AIFSR) on page B4-56.<br />

Subregions are not supported. This means that DRSR[15:8] <strong>and</strong> IRSR[15:8] are not defined in<br />

<strong>ARM</strong>v6. See c6, Data Region Size <strong>and</strong> Enable Register (DRSR) on page B4-62 <strong>and</strong> c6, Instruction<br />

Region Size <strong>and</strong> Enable Register (IRSR) on page B4-63.<br />

Note<br />

Before <strong>ARM</strong>v7, the DFAR was called the Fault Address Register (FAR).<br />

In <strong>ARM</strong>v6 variants other than <strong>ARM</strong>v6T2, the IFAR is optional.<br />

G.7.9 c6, Watchpoint Fault Address Register (DBGWFAR)<br />

From v6.1 of the Debug architecture, this register is also implemented as DBGWFAR in CP14, <strong>and</strong> the use<br />

of CP15 DBGWFAR is deprecated.<br />

In an <strong>ARM</strong>v6 implementation that includes the Security Extensions, CP15 DBGWFAR is a Secure register,<br />

<strong>and</strong> can be accessed only from Secure privileged modes. For more information, see Restricted access CP15<br />

registers on page B3-73.<br />

For more information about this register see Effects of debug exceptions on CP15 registers <strong>and</strong> the<br />

DBGWFAR on page C4-4 <strong>and</strong> Effect of entering Debug state on CP15 registers <strong>and</strong> the DBGWFAR on<br />

page C5-4.<br />

Table G-6 Debug fault address support<br />

Register CRn opc1 CRm opc2<br />

Watchpoint Fault Address Register, DBGWFAR c6 0 c0 1<br />

<strong>ARM</strong> DDI 0406B Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. AppxG-37

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!