05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Debug Exceptions<br />

C4.2 Effects of debug exceptions on CP15 registers <strong>and</strong> the DBGWFAR<br />

There are four CP15 registers that are used to record abort information:<br />

DFAR Data Fault Address Register, see:<br />

c6, Data Fault Address Register (DFAR) on page B3-124 for a VMSA<br />

implementation<br />

c6, Data Fault Address Register (DFAR) on page B4-57 for a PMSA implementation.<br />

IFAR Instruction Fault Address Register, see:<br />

c6, Instruction Fault Address Register (IFAR) on page B3-125 for a VMSA<br />

implementation<br />

c6, Instruction Fault Address Register (IFAR) on page B4-58 for a PMSA<br />

implementation.<br />

DFSR Data Fault Status Register, see:<br />

c5, Data Fault Status Register (DFSR) on page B3-121 for a VMSA implementation<br />

c5, Data Fault Status Register (DFSR) on page B4-55 for a PMSA implementation.<br />

IFSR Instruction Fault Status Register, see:<br />

c5, Instruction Fault Status Register (IFSR) on page B3-122 for a VMSA<br />

implementation<br />

c5, Instruction Fault Status Register (IFSR) on page B4-56 for a PMSA<br />

implementation.<br />

Their usage model for normal operation is described in:<br />

Fault Status <strong>and</strong> Fault Address registers in a VMSA implementation on page B3-48 for a VMSA<br />

implementation<br />

Fault Status <strong>and</strong> Fault Address registers in a PMSA implementation on page B4-18 for a PMSA<br />

implementation.<br />

Additional registers might be used to return additional IMPLEMENTATION DEFINED fault status information,<br />

see:<br />

c5, Auxiliary Data <strong>and</strong> Instruction Fault Status Registers (ADFSR <strong>and</strong> AIFSR) on page B3-123 for a<br />

VMSA implementation<br />

c5, Auxiliary Data <strong>and</strong> Instruction Fault Status Registers (ADFSR <strong>and</strong> AIFSR) on page B4-56 for a<br />

PMSA implementation.<br />

Also, information can be returned in the Watchpoint Fault Address Register (DBGWFAR). The<br />

implementation of the DBGWFAR depends on the Debug architecture version:<br />

In v6 Debug it is implemented as a register in CP15 c6.<br />

In v6.1 Debug it is implemented in CP14, <strong>and</strong> use of the CP15 alias is deprecated.<br />

In v7 Debug it can be implemented in the Extended CP14 interface, <strong>and</strong> has no alias in CP15.<br />

For more information, see Watchpoint Fault Address Register (DBGWFAR) on page C10-28.<br />

C4-4 Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0406B

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!