05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

D.1.7 Use of AP[2] = 1, AP[1:0] = 0b10 in MMU access permissions<br />

Deprecated <strong>and</strong> Obsolete Features<br />

This encoding means read-only for both privileged mode <strong>and</strong> User mode accesses, but its use is deprecated<br />

in VMSAv7. Use AP[2] = 1, AP[1:0] = 0b11. For details see Memory access control on page B3-28.<br />

D.1.8 The Domain field in the DFSR<br />

Use of the Domain field in the DFSR is deprecated. For details see c6, Data Fault Address Register (DFAR)<br />

on page B3-124.<br />

D.1.9 Watchpoint Fault Address Register in CP15<br />

Use of the CP15 alias of the Watchpoint Fault Address Register (DBGWFAR) is deprecated. Use the CP14<br />

DBGWFAR instead. For details see Extended CP14 interface on page C6-33.<br />

D.1.10 CP15 memory barrier operations<br />

Use of the CP15 c7 memory barrier operations is deprecated. The <strong>ARM</strong> <strong>and</strong> Thumb instruction sets include<br />

instructions that perform these operations. Table D-1 shows the deprecated CP15 encodings <strong>and</strong> the<br />

replacement <strong>ARM</strong>v7 instructions.<br />

Deprecated CP15 encoding<br />

CRn opc1 CRm opc2<br />

D.1.11 Use of Hivecs exception base address in PMSA implementations<br />

Use of the high vector exception base address (Hivecs) of 0xFFFF0000 is deprecated in PMSA<br />

implementations. <strong>ARM</strong> recommends that Hivecs is used only in VMSA implementations. For more<br />

information, see Exception vectors <strong>and</strong> the exception base address on page B1-30.<br />

D.1.12 Use of Secure User halting debug<br />

Table D-1 Deprecated CP15 c7 memory barrier operations<br />

Operation Instruction description<br />

c7 0 c5 4 Instruction Synchronization Barrier See ISB on page A8-102<br />

c7 0 c10 4 Data Synchronization Barrier See DSB on page A8-92<br />

c7 0 c10 5 Data Memory Barrier See DMB on page A8-90<br />

From v7 Debug, the use of Secure User halting debug is deprecated. For more information, see About<br />

invasive debug authentication on page C2-2.<br />

<strong>ARM</strong> DDI 0406B Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. AppxD-3

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!