05.02.2013 Views

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Instruction Details<br />

A8.6.223 SXTB<br />

Signed Extend Byte extracts an 8-bit value from a register, sign-extends it to 32 bits, <strong>and</strong> writes the result to<br />

the destination register. You can specify a rotation by 0, 8, 16, or 24 bits before extracting the 8-bit value.<br />

Encoding T1 <strong>ARM</strong>v6*, <strong>ARM</strong>v7<br />

SXTB ,<br />

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

1 0 1 1 0 0 1 0 0 1 Rm Rd<br />

d = UInt(Rd); m = UInt(Rm); rotation = 0;<br />

Encoding T2 <strong>ARM</strong>v6T2, <strong>ARM</strong>v7<br />

SXTB.W ,{,}<br />

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

1 1 1 1 1 0 1 0 0 1 0 0 1 1 1 1 1 1 1 1 Rd 1 (0) rotate Rm<br />

d = UInt(Rd); m = UInt(Rm); rotation = UInt(rotate:’000’);<br />

if BadReg(d) || BadReg(m) then UNPREDICTABLE;<br />

Encoding A1 <strong>ARM</strong>v6*, <strong>ARM</strong>v7<br />

SXTB ,{,}<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

cond 0 1 1 0 1 0 1 0 1 1 1 1 Rd rotate (0)(0) 0 1 1 1 Rm<br />

d = UInt(Rd); m = UInt(Rm); rotation = UInt(rotate:’000’);<br />

if d == 15 || m == 15 then UNPREDICTABLE;<br />

A8-440 Copyright © 1996-1998, 2000, 2004-2008 <strong>ARM</strong> Limited. All rights reserved. <strong>ARM</strong> DDI 0406B

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!